

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

PAGE

1

CONTENTS

TITLE PAGE AND CONTENTS

2

SYSTEM BLOCK DIAGRAM

3

POWER BLOCK DIAGRAM

4

PCB NOTES AND HOLES

5

MPC7447A MAXBUS INTERFACE

6

MPC7447A DATA/NC PINS/BOOTBANGER

7

CPU PLL AND CONFIGURATION STRAPS

8

INTREPID MAXBUS AND BOOT STRAPS

9

INTREPID MEMORY INTERFACE/BOOTROM

10

DDR MEMORY MUXES

11

400PIN STACKED DDR SODIMM CONNECTOR

12

INTREPID AGP 4X/PCI

13

INTREPID ENET/FW/UATA/EIDE INTERFACES

14

INTREPID GPIOs/SERIAL/USB INTERFACES/SSCG

15

INTREPID POWER RAILS/1.5V LDO

16

INTREPID DECOUPLING

17

USB 2.0 INTERFACE (uPD720101)

18

CARDBUS INTERFACE (PCI1510)

19

M11 AGP INTERFACE & SPREAD SPECTRUM

20

EXTERNAL TMDS (DUAL TMDS - SIL178)

21

M11 LVDS/TMDS/GPIO & GPU VCORE

22

M11 POWER

PAGE

23

CONTENTS

VIDEO CONNECTORS - INVERTER,DVI, LVDS,S-VIDEO

24

SPIDEY,PWR BUTTON,ALS

25

MMM & BATTERY CURRENT SENSE CIRCUIT

26

INTERNAL CONNECTORS-AIRPORT,HDD,ODD

27

FAN CONTROLLER,SW MODEM,SERIAL DEBUG SOUND/LEFT USB/BLEETOOTH

28

GIGABIT ETHERNET INTERFACE

29

FIREWIRE PHY

30

FIREWIRE PORTS

31

PMU

32

BATTERY CHARGER AND CONNECTOR

33

PBUS SUPPLY,PMU SUPPLY,SUPERCAP ,BACKUP BATTERY

34

3.3V/5V SYSTEM POWER SUPPLY

35

CPU CORE VOLTAGE POWER SUPPLY

36

1.5V/1.8V/2.5V SYS. POWER SUPPLIES

37

SIGNAL CONSTRAINTS(PG1)-DDR MEM/CLK

38

SIGNAL CONSTRAINTS(PG2)-CPU

39

SIGNAL CONSTRAINTS(PG3)-DIGITAL/DIFF

40

SIGNAL CONSTRAINTS(PG4)-POWER NETS

41

FUNCTIONAL TESTPOINTS

42

REVISION HISTORY

43-46

SCHEMATIC CREF AND NETLIST REPORTS

REV

ZONE

ECN

DESCRIPTION OF CHANGE

CK APPD

ENG APPD

DATE

DATE

F

480829

PRODUCTION RELEASED

08/10/07

?

SCHEM,MLB,PB15 "

08/25/2005

BOM OPTIONS (IN COMMON PARTS)

STUFF	NO STUFF
1_8V_MAXBUS	1_5V_MAXBUS
NO_SSCG	SSCG
5V_HD_LOGIC	3V_HD_LOGIC
NO_BBANG	BBANG
INT_2_5V_COLD	INT_2_5V_HOT
ATI_MEMIO_HI	ATI_MEMIO_LO
SOFT_MODEM	USB_MODEM
GPU_PWRMSR	EMI
GPU_SS	EXT_TMDS (BETTER/BEST)
VGA_BUFFER_RES	INT_TMDS (BEST128)
MMM	SUPERCAP
INT_TMDS (BETTER/BEST)	ADT7460
EXT_TMDS (BEST128)	
BACKUP_BATT	
ADT7467	

PART#

QTY

DESCRIPTION

REFERENCE DESIGNATOR(S)

BOM OPTION

051-6680

1

SCHEM,MLB,PB15

SCH1

820-1679

1

PCBF,MLB,PB15

PCB1

826-4393

1

LABEL,PCB,28MM X 6MM

EEE:U3Z

LABEL_BST128

826-4393

1

LABEL,PCB,28MM X 6MM

EEE:U40

LABEL_BST64

826-4393

1

LABEL,PCB,28MM X 6MM

EEE:U41

LABEL_BTR

DIMENSIONS ARE IN MILLIMETERS


XX : _____

X.XX : _____

X.XXX : _____

ANGLES : _____

DO NOT SCALE DRAWING



THIRD ANGLE PROJECTION

METRIC

DRAFTER

ENG APPD

QA APPD

RELEASE

DESIGN CK


MFG APPD

DESIGNER

SCALE

MATERIAL/FINISH NOTED AS APPLICABLE

SIZE D

 Apple Computer Inc.

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

TITLE

SCHEM,MLB,PB15

DRAWING NUMBER

051-6680

REV.

F

SHT

1

OF

46

8

7

6


5

4

3

2

1



SYSTEM BLOCK DIAGRAM


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



PCB SPECS

THICKNESS : 1.2 MM / 0.047 IN
1/2 OZ CU THICKNESS: 0.7 MILS
1.0 OZ CU THICKNESS: 1.4 MILS

IMPEDANCE : 50 OHMS +/- 10%
DIELECTRIC: FR-4
LAYER COUNT: 10
SIGNAL TRACE WIDTH: 4 MILS
SIGNAL TRACE SPACING: 4 MILS
PREPREG THICKNESS: 2-3 MILS


SEE PCB CAD FILES FOR MORE SPECIFIC INFO.

BOARD STACK-UP AND CONSTRUCTION


1-8-1 BLIND MICROVIA/20R10 BURIED VIA/20R10 TH VIA

1	SIGNAL (1/2 OZ + COPPER PLATING)	
2	PREPREG (3 MIL)	SIGNAL (1/2 OZ)
3	PREPREG (3 MIL)	GROUND (1/2 OZ)
4	CORE (3 MIL)	SIGNAL (1/2 OZ)
5	PREPREG (5 MIL)	CUT POWER PLANE (1 OZ)
6	CORE (5 MIL)	CUT POWER PLANE (1 OZ)
7	PREPREG (5 MIL)	SIGNAL (1/2 OZ)
8	CORE (3 MIL)	GROUND (1/2 OZ)
9	PREPREG (3 MIL)	SIGNAL (1/2 OZ)
10	PREPREG (3 MIL)	SIGNAL (1/2 OZ + COPPER PLATING)

BOARD HOLES CHASSIS MOUNTS



GROUND VIAS




BOARD INFORMATION


NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-6680	F
SCALE	SHT	OF
NONE	4	46

























USB PORT ASSIGNMENTS


PORT A B C D/UNUSED



PORT E/BLEETOOTH



PORT F/TRACKPAD



INT - USB/GPIOS/I2S

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
359S0086	1	IC,CY28512-2	U31	CRITICAL	SSCG


HWPLL TESTMUXSEL	SIGNAL NAME
5	MOD_BITCLK_B_H
4	MOD_CLKOUT_B_H
3	MOD_DTO_B_H
2	MOD_SYNC_B_H
1	MOD_DTI_B_H
0	JTG_TDO_H


PART #	QTY	DEVICE	PACKAGE	DESCRIPTION	VALUE	VOLT.	WATT.	TOL.	REFERENCE DESIGNATOR(S)	BOM OPTION
116S1104	1	RES	RES-0402-V2	RESISTOR	10K		1/16W	5%	R292	NO_SSCG

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0090	1	XTAL,CER,LOW PROF,18.432MHZ,8X4.5MM,SMD	Y2	CRITICAL	?

 APPLE COMPUTER INC.

SIZE	D	DRAWING NUMBER	051-6680	REV.	F
SCALE	NONE	SHT	14	OF	46





Intrepid Decoupling

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-6680 REV. F

SCALE NONE SHEET 16 OF 46



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
197S0087	1	XTAL, CER, 16 MHZ, 30.0000MHZ, 8X4.5MM, SMD	Y1	CRITICAL	?

USB 2.0

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	F
SCALE	NONE		SHT
	17		OF 46



MAKE SURE VCC AND VPP ARE WIDE PLANE/TRACES TO MINIMIZE INDUCTANCE!

PC CARD/CARDBUS CONNECTOR



CARDBUS

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	F
SCALE	SHT		OF
	18		46








www.laptop-schematics.com

KEYBOARD/TPAD/SLEEP LED

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	F
SCALE		SHT	OF
NONE		24	46



MMM

BATTERY CURRENT SENSE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
132S0131	3	CAP CER .03UF, 10%, 16V, X7R/X5R, 0402, SMD	C635, C636, C642		KIONIX_ACCEL
132S0072	3	CAP CER .0015UF, 10%, 25V, X7R, 0402, SMD	C635, C636, C642		ST_ACCEL
341S1630	1	IC, UCTLA, MMM, PIC16F818, SMD, W/PROGRAM	U15	CRITICAL	MMM

MMM & BATTERY CURRENT SENSOR

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.


SIZE D


DRAWING NUMBER 051-6680

REV. F

SCALE NONE

SHT 25 OF 46





D

C

B

A


D


C

B

A

www.laptop-schematics.com





DSx Strap Options
0 = Bilingual port
1 = A-only port

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
197S0011	197S0052		G2	Alt. for Siward Part

APPLE COMPUTER INC.

SCALE

NONE

SIZE

D

DRAWING NUMBER

051-6680

REV.

F

OF

29

46

FIREWIRE PHY

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

www.laptop-schematics.com

DC POWER INPUT


(POWER JACK, ETC. ON SEPARATE BOARD)


DC INRUSH LIMITER

BACKFEED PROTECTION

+PBUS CURRENT LIMIT

BATTERY SWITCH-OVER CIRCUIT





12.8V PBUS SUPPLY

PMU SUPPLY

12.8V REGULATOR


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S3575	1	RES,MP,1/16W,357K OHM,1%,0402,SMD	R604	?	SUPERCAP

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	F
SCALE	NONE		SHT
	33		OF 46

3.3V/5V MAIN SUPPLY





VCORE POWER SEQUENCING

CPU core follows CPU I/O voltage (approx. 7ms delay)

+5V_MAIN

R101¹ 100K 1/16W MF 402 2

R106¹ 100K 1/16W MF 402 2

R111¹ 100K 1/16W MF 402 2

1.300V->0.975V

1.50GHZ 1.200V->0.975V

1.67GHZ (1.26VCORE) 1.300V->0.975V

(VALUE WITHOUT OFFSET)

R99¹ 10K 5% 1/16W MF 402 2

Q8 2N3904

Q5 2N3904

DP2 BAS16TW SOT-363

DP2 BAS16TW SOT-363

NO STUFF R80

R81 10K 5% 1/16W MF 402 2

+3V_MAIN

R66

<D0> VCORE_VID<0>

VCORE_VID<1>

VCORE_VID<2>

VCORE_VID<3>

VCORE_VID<4>

CPU_BST&CPU_BST_VCORE126

R65 0.01uF 20% 10V CERM 603


C66 0.01uF 20% 10V CERM 603

R67 178K 1/16W MF 402 2

R95 12.7K 1/16W MF 402 2

C94 1uF 20% 25V CERM 603

C80 220pF 20% 25V CERM 603



ROUTE AS DIFFERENTIAL PAIR

FOR V-STEP:

D<4..0>		A/B_ =	
		Hi/Fast	Lo/Slow
<= 1K PU	1	0	0
>= 100K PU	1	1	1
>= 100K PD	0	1	1
<= 1K PD	0	0	0


When A/B_ is high (fast): D4-D0 read as-is
When A/B_ is low (slow): <=1K-ohm -> 0
>=100K-ohm -> 1
If all pull-ups are >=100K and all pull-downs are <=1K, v = vA. B

GROUND SENSE VOLTAGE DIVIDER


This allows for an offset to the ground sense to adjust the output voltage. VREF = 2.0V, HENCE VOFFSET = 2.0V*0.85*(Rb / Ra) AND VCORE = VDAC + VOFFSET. NOTE: Ra NO STUFFED FOR NO OFFSET CASE

	(CPU Vcore value with offset)
1.67GHZ	1.320V->0.990V (CPU SPEC: 1.280V -> 0.980V)
1.50GHZ	1.240V->0.990V (CPU SPEC: 1.200V -> 0.980V)
1.67GHZ (1.26VCORE)	1.300V->0.990V (CPU SPEC: 1.260V -> 0.980V)

Fmax Test Connections



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
126S0036	7	CAP,AL,POLY,8.2uF,20%,16V,V CASE,SMD	C51,C52,C77,C78,C91,C92,C111	CRITICAL	
152S0242	1	IND,PWR,1.0UH,20,20.5A,SMD	L71	CRITICAL	




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
114S2493	1	RES,MP,1/16W,2.49K OHM,1%,0402,SMD	R93	?	CPU_BTR_VCORE12
114S4023	1	RES,MP,1/16W,4.02K OHM,1%,0402,SMD	R97	?	CPU_BTR_VCORE12
116S1000	1	RES,MP,1/16W,0 OHM,5%,0402,SMD	R93	?	CPU_BST_VCORE126
114S1503	1	RES,MP,1/16W,1.5K OHM,1%,0402,SMD	R97	?	CPU_BST_VCORE126
114S2433	1	RES,MP,1/16W,2.43K OHM,1%,0402,SMD	R93	?	CPU_BST_VCORE13
114S4023	1	RES,MP,1/16W,4.02K OHM,1%,0402,SMD	R97	?	CPU_BST_VCORE13
114S2003	1	RES,MP,1/16W,2K OHM,1%,0402,SMD	R93	?	CPU_BTR_VCORE122
114S6043	1	RES,MP,1/16W,6.04K OHM,1%,0402,SMD	R97	?	CPU_BTR_VCORE122

VCORE SUPPLY

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-6680	F
	SCALE	SHT	OF
	NONE	35	46



www.laptop-schematics.com

8										7										6										5										4										3										2										1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																									
DIGITAL SIGNALS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS										CLOCK LINE CONSTRAINTS									

8		7		6		5		4		3		2		1	
DIGITAL SIGNALS	GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	PRO_TEST	PULSE_PARAMS						
	MAXBUS	CPU_AACK_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_ADDR<0..31>	L:S:1500:3100	7		(250)		TRUE	83 MHZ 5 8						
		CPU_ARTRY_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_BG_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_BR_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_CI_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_DATA<0..31>	L:S:1100:2700	7		(250)		TRUE	83 MHZ 6 8						
		CPU_DATA<32..63>	L:S:1100:2700	8		(250)			83 MHZ 6 8						
		CPU_DBG_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8 PRIORITY: 4						
		CPU_DTI<0..2>	L:S:1500:2950	7		(250)			5 8 PRIMARY LAYERS: 9						
		CPU_DRDY_L	L:S:1500 MIL:3200	MIL ₇		(250)			5 8 SECONDARY LAYERS: 4,7						
		CPU_GBL_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8 GOAL: MINIMIZE TH VIAS						
		CPU_HIT_L	L:S:1500 MIL:2800	MIL ₇		(250)			5 8						
		CPU_QACK_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_OREQ_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_TA_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_TBST_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_TEA_L	L:S:1500 MIL:3000	MIL ₇		(250)			5 8						
		CPU_TS_L	L:S:1500 MIL:2700	MIL ₇		(250)			5 8						
		CPU_TSIZ<0..2>	L:S:1500:3500	7		(250)			5 8						
		CPU_TT<0..4>	L:S:1500:3400	7		(250)			5 8						
		CPU_WT_L	L:S:1500 MIL:3100	MIL ₇		(250)			5 8						

8

7

6

5

4

3

2

1

Digital Signals (cont'd)

GROUP	SIG_NAME	PROPAGATION_DELAY	MAX_VIAS	MAX_EXPOSED_LENGTH	STUB_LENGTH	NET_SPACING_TYPE	NO_TEST	PULSE_PARAM	
AGP	AGP AD<15..0>	L:S:1050:1450	7					66 MHz	12 19
	AGP CBE<1..0>	L:S:1050:1450	7					66 MHz	12 19
	AGP AD STB<0>	L:S:1050 MIL:1450 MIL		(250)	8 MIL SPACING			133.0 MHz	12 19
	AGP AD STB L<0>	L:S:1050 MIL:1450 MIL		(250)	8 MIL SPACING			133.0 MHz	12 19
	AGP AD STB<31..16>	L:S:1050:1450	7					66 MHz	12 19
	AGP CBE<3..2>	L:S:1050:1450	7					66 MHz	12 19
	AGP AD STB<1>	L:S:1050 MIL:1450 MIL		(250)	8 MIL SPACING			133.0 MHz	12 19
	AGP AD STB L<1>	L:S:1050 MIL:1450 MIL		(250)	8 MIL SPACING			133.0 MHz	12 19
	AGP SBA<7..0>	L:S:1050:1450	7					66 MHz	12 19
	AGP SB STB	L:S:1050 MIL:1450 MIL		(350)	8 MIL SPACING			66.00 MHz	12 19
AGP	AGP SB STB L	L:S:1050 MIL:1450 MIL		(350)	8 MIL SPACING			66.00 MHz	12 19
	AGP FRAME L	L:S:1250 MIL:1950 MIL						66.00 MHz	12 19
AGP	AGP IRDY L	L:S:1250 MIL:1950 MIL						66.00 MHz	12 19
	AGP TRDY L	L:S:1250 MIL:1950 MIL						66.00 MHz	12 19
PCI	AGP DEVSEL L	L:S:1250 MIL:1950 MIL						66.00 MHz	12 19
	AGP STOP L	L:S:1250 MIL:1950 MIL						66.00 MHz	12 19
	AGP PAR	L:S:1250 MIL:1950 MIL						66.00 MHz	12 19
	AGP REQ L	L:S:1250 MIL:1950 MIL						66.00 MHz	12 19
	AGP GNT L	L:S:1250 MIL:1950 MIL						66.00 MHz	12 19
	AGP RST L	L:S:1250 MIL:1950 MIL						66.00 MHz	12 19
	PCI AD<31..0>	L:S:6000:12500						33 MHz	9 12 17 18 26
	PCI CBE<3..0>	L:S:6000:12500						33 MHz	12 17 18 26
	PCI FRAME L	L:S:6000 MIL:12500 MIL						33.00 MHz	12 17 18 26 41
	PCI IRDY L	L:S:6000 MIL:12500 MIL						33.00 MHz	12 17 18 26 41
ULTRA ATA-100	PCI TRDY L	L:S:6000 MIL:12500 MIL						33.00 MHz	12 17 18 26 41
	PCI DEVSEL L	L:S:6000 MIL:12500 MIL						33.00 MHz	12 17 18 26 41
	PCI STOP L	L:S:6000 MIL:12500 MIL						33.00 MHz	12 17 18 26 41
	PCI PAR	L:S:6000 MIL:12500 MIL						33.00 MHz	12 17 18 26 41
	UIDE DATA<15..8>	L:S:710		(200)				100 MHz	13 26
	UIDE DATA<7>	U51.V1:RP19.3:600 MIL		(200)				100.0 MHz	13 26
	UIDE DATA<6..0>	L:S:600		(200)				100 MHz	13 26
	UIDE ADDR<2..0>	L:S:650		(200)	NEED TO MATCH DELAY TO 250			100 MHz	13 26
	UIDE RST L	L:S:400 MIL		(200)				100.0 MHz	13 26
	UIDE DIOW L	L:S:400 MIL		(200)				100.0 MHz	13 26
EIDE	UIDE DIOR L	L:S:600 MIL		(200)	10 MIL SPACING			100.0 MHz	13 26
	UIDE DMACK L	L:S:400 MIL		(200)				100.0 MHz	13 26
	UIDE CS0 L	L:S:500 MIL		(200)				100.0 MHz	13 26
	UIDE CS1 L	L:S:500 MIL		(200)				100.0 MHz	13 26
	UIDE DMAR0	L:S:400 MIL		(200)				100.0 MHz	13 26
	UIDE IOCHRDY	L:S:600 MIL		(200)	10 MIL SPACING			100.0 MHz	13 26
	UIDE INTRO	L:S:400 MIL		(200)				100.0 MHz	13 26
	UIDE DATA<15..0>	L:S:5000:6500	7	(200)				100 MHz	26
	UIDE ADDR<2..0>	L:S:5000:6500	7	(200)				100 MHz	26
	UIDE RESET L	L:S:4000 MIL:6000 MIL		(200)	TOTAL UIDE+HD SKEW <500MIL			100.0 MHz	13 26
OPTICAL	UIDE DIOW L	L:S:3000 MIL:5200 MIL		(200)				100.0 MHz	13 26
	UIDE DIOR L	L:S:6100 MIL:6150 MIL		(200)	10 MIL SPACING			100.0 MHz	13 26
	UIDE DMACK L	L:S:4500 MIL:6000 MIL		(200)				100.0 MHz	13 26
	UIDE CS0 L	L:S:3000 MIL:6000 MIL		(200)				100.0 MHz	13 26
	UIDE CS1 L	L:S:3000 MIL:6000 MIL		(200)				100.0 MHz	13 26
	UIDE DMAR0	L:S:4500 MIL:6000 MIL		(200)				100.0 MHz	13 26
	UIDE IOCHRDY	L:S:6200 MIL:6300 MIL		(200)	10 MIL SPACING			100.0 MHz	13 26
	UIDE INTRO	L:S:3000 MIL:5000 MIL		(200)				100.0 MHz	13 26
	UIDE DATA<15..0>	L:S:7850						33 MHz	13 26
	UIDE ADDR<2..0>	L:S:7850						33 MHz	13 26
ETHERNET MII	UIDE CS0 L	L:S:7850 MIL						33.00 MHz	13 26
	UIDE CS1 L	L:S:7850 MIL						33.00 MHz	13 26
	UIDE RD L	L:S:500 MIL						33.00 MHz	13 26
	UIDE WR L	L:S:500 MIL						33.00 MHz	13 26
	UIDE IOCHRDY	L:S:500 MIL						33.00 MHz	13 26
	UIDE INT	L:S:500 MIL						33.00 MHz	13 26
	UIDE RST L	L:S:500 MIL						33.00 MHz	13 26
	UIDE DMACK L	L:S:500 MIL						33.00 MHz	13 26
	UIDE DMAR0	L:S:500 MIL						33.00 MHz	13 26
	UIDE OPTICAL DATA<15..0>	L:S:4000:6000						33 MHz	26 41
FIREWIRE MII	UIDE OPTICAL ADDR<2..0>	L:S:4000:6000						33 MHz	26 41
	UIDE OPTICAL CS0 L	L:S:4500 MIL:6500 MIL						33.00 MHz	13 26 41
	UIDE OPTICAL CS1 L	L:S:4500 MIL:6500 MIL						33.00 MHz	13 26 41
	UIDE OPTICAL READ L	L:S:4500 MIL:6500 MIL						33.00 MHz	13 26 41
	UIDE OPTICAL WR L	L:S:4500 MIL:6500 MIL						33.00 MHz	13 26 41
	UIDE OPTICAL IOCHRDY	L:S:4500 MIL:6500 MIL						33.00 MHz	13 26 41
	UIDE OPTICAL INT	L:S:5000 MIL:7000 MIL						33.00 MHz	13 26 41
	UIDE OPTICAL RST L	L:S:4500 MIL:6500 MIL						33.00 MHz	13 26 41
	UIDE OPTICAL DMAACK L	L:S:4500 MIL:6500 MIL						33.00 MHz	13 26 41
	UIDE OPTICAL DMA RQ	L:S:4500 MIL:6500 MIL						33.00 MHz	13 26 41
ETHERNET MII	ENET LINK RXD<7..0>	L:S:8000:9000	7	(400)		(400)		1772 CSSN	13 28
	ENET RX DV	L:S:8000 MIL:9000 MIL						1772 CSSP	13 28
	ENET RX ER	L:S:8000 MIL:9000 MIL						1772 CSIN	13 28
	ENET PHY TXD<7..0>	L:S:8000:9000	7	(400)		(400)		1772 CSIP	13 28
	ENET LINK TXD<7..0>	L:S:600						3V SNSM	13
	ENET PHY TX ER	L:S:8000 MIL:9000 MIL						3V SNSP	13 28
	ENET LINK TX ER	L:S:400 MIL						5V SNSM	13
	ENET PHY TX EN	L:S:8000 MIL:9000 MIL						5V SNSP	13 28
	ENET LINK TX EN	L:S:400 MIL						THERM1 M_DM	13
	ENET MDIO	L:S:8000 MIL:9000 MIL						THERM1 M_DP	13 28
FIREWIRE MII	ENET MDC	L:S:8000 MIL:9000 MIL						THERM2 M_DM	13 28
	ENET COL	L:S:8000 MIL:9000 MIL						THERM2 M_DP	13 28
	ENET CRS	L:S:8000 MIL:9000 MIL						THERM1 A_DM	13 28
	FW LINK DATA<7..0>	L:S:2700:3500	7	(400)		(400)		THERM1 A_DP	13 29
	FW PHY DATA<7..0>	L:S:4700:5500	7	(400)		(400)		THERM2 A_DM	13 29
	FW LINK CNTL<1..0>	L:S:9000:10000						THERM2 A_DP	13 29
	FW PHY CNTL<1..0>	L:S:300						PRIORITY: 5	13 29
	FW LINK LREQ	L:S:300 MIL						PRIMARY LAYERS: 4,7	13
	FW_PHY_LREQ	L:S:8500 MIL:9500 MIL						SECONDARY LAYERS: 2,9	13 29
	FW_PINT	L:S:8500 MIL:9500 MIL							13 29

Differential Signals

GROUP	SIG_NAME	DIFFERENTIAL_PAIR	RELATIVE_PROPAGATION_DELAY	MAX_EXPOSED_LENGTH	NET_SPACING_TYPE	MAX_VIAS	
FIREWIRE	FW TPIO	FW TPIO	FW TPIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	FW TPIO	FW TPIO	FW TPIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	FW TPIO	FW TPIO	FW TPIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	FW TPIO	FW TPIO	FW TPIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	FW TPIO	FW TPIO	FW TPIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	FW TPIO	FW TPIO	FW TPIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	FW TPIO	FW TPIO	FW TPIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	FW TPIO	FW TPIO	FW TPIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	FW TPIO	FW TPIO	FW TPIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	FW TPIO	FW TPIO	FW TPIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
ETHERNET	ENET MDIO	ENET MDIO	ENET MDIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	ENET MDIO	ENET MDIO	ENET MDIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	ENET MDIO	ENET MDIO	ENET MDIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	ENET MDIO	ENET MDIO	ENET MDIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	ENET MDIO	ENET MDIO	ENET MDIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	ENET MDIO	ENET MDIO	ENET MDIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	ENET MDIO	ENET MDIO	ENET MDIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	ENET MDIO	ENET MDIO	ENET MDIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	ENET MDIO	ENET MDIO	ENET MDIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
	ENET MDIO	ENET MDIO	ENET MDIO:G:L:S:0 MIL:5 MIL	500.0000	110 OHM SPACING		29 30 41
LVDS	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
UPPER	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
	LVDS LN	LVDS LN	LVDS LN:G:L:S:0 MIL:110 MIL	500.0000	100 OHM SPACING	4	21 23 41
TMDS	TMDS CLKN	TMDS CLKN	TMDS CLKN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5	20 23
	TMDS CLKN	TMDS CLKN	TMDS CLKN:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5	20 23
	TMDS DN<0>	TMDS DN<0>	TMDS DN<0>:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5	20 23 41
	TMDS DP<0>	TMDS DP<0>	TMDS DP<0>:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5	20 23 41
	TMDS DN<1>	TMDS DN<1>	TMDS DN<1>:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5	20 23 41
	TMDS DP<1>	TMDS DP<1>	TMDS DP<1>:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5	20 23 41
	TMDS DN<2>	TMDS DN<2>	TMDS DN<2>:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5	20 23 41
	TMDS DP<2>	TMDS DP<2>	TMDS DP<2>:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5	20 23 41
	TMDS DN<3>	TMDS DN<3>	TMDS DN<3>:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5	20 23 41
	TMDS DP<3>	TMDS DP<3>	TMDS DP<3>:G:L:S:0 MIL:50 MIL	500.0000	100 OHM SPACING	5	20 23 41
USB 1.1	USB DEM	USB DEM	USB DEM:G:L:S:0 MIL:200 MIL	500.0000	100 OHM SPACING	8	20 21
	USB DEP	USB DEP	USB DEP:G:L:S:0 MIL:200 MIL	500.0000	100 OHM SPACING	8	20 21
	USB DFM	USB DFM	USB DFM:G:L:S:0 MIL:200 MIL	500.0000	100 OHM SPACING	8	20 21
	USB DFP	USB DFP	USB DFP:G:L:S:0 MIL:200 MIL	500.0000	100 OHM SPACING	8	20 21
	BT USB DM	BT USB DM	BT USB DM:G:L:S:0 MIL:200 MIL	500.0000	100 OHM SPACING	8	20 21
	BT USB DP	BT USB DP	BT USB DP:G:L:S:0 MIL:200 MIL	500.0000	100 OHM SPACING	8	20 21
	USB TPAD N	USB TPAD N	USB TPAD N:G:L:S:0 MIL:200 MIL	500.0000	100 OHM SPACING	8	20 21
	USB TPAD P	USB TPAD P	USB TPAD P:G:L:S:0 MIL:200 MIL	500.0000	100 OHM SPACING	8	20 21
	USB DN<0>						

8	7	6	5	4	3	2	1
POWER NET CONSTRAINTS				SIGNAL CONSTRAINTS - PAGE 3			
D	MAIN/SLEEP	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
C	ADAPTER	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
B	BATTERY CHARGER	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	PMU	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	MISC HD	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	TRACKPAD	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	HALL EFFECT	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	VIDEO	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	AUDIO	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	FAN	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	I/O AREA	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	INVERTER	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	TRACKPAD	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	LVDS	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	ENET CTAP CHGND	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	CPU	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	DDR RAM	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	INTREPID	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	PLLS	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	REFERENCE	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	AIRPORT	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	CARDBUS	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	ATI M11	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	ETHERNET	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	88E1111	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	NEC USB2.0	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	FW	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	LTC1625	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	LTC3707	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	MAX1715	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	
A	MAX1717	GROUP	SIG_NAME	VOLTAGE	MIN_LINE_WIDTH	MIN_NECK_WIDTH	

FUNCTIONAL TEST POINTS

PROBES ARE ON BOTTOM SIDE. MINIMUM PAD/HOLE SIZE IS 25 MIL.
FUNC TEST IS ONLY PROPERTY USED BY THE TOOLS. FUNC_QTY IS FOR REFERENCE AND
LISTS THE NUMBER OF TEST POINTS ON THAT NET AND WITHIN THAT GROUP/CONNECTOR.
FUNC_DIST IS SIMILARLY USED TO DEFINE MAXIMUM DISTANCE FROM A CONNECTOR.

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
SCAN/TEST	JTAG ASIC TMS	TRUE		13 28
	JTAG ASIC TDI	TRUE		13
	JTAG ASIC TDO TP	TRUE		
	JTAG ASIC TCK	TRUE		13 28
	JTAG ASIC TRST L	TRUE		13 28
	CPU CHKSTP_OUT L	TRUE		5
	CPU SRESET L	TRUE		5
	CPU HRESET L	TRUE		5 6 7
	JTAG CPU TMS	TRUE		5 6
	JTAG CPU TDI	TRUE		5 6
	JTAG CPU TDO TP	TRUE		
	JTAG CPU TCK	TRUE		5 6
	JTAG CPU TRST L	TRUE		5 6
	INT JTAG TEI	TRUE		13
	INT TST MONIN PD	TRUE		13
	INT TST MONOUT TP	TRUE		13
	INT TST PLEN PD	TRUE		13
	INT I2C CLK0	TRUE		6 11 13 24
	INT I2C DATA0	TRUE		6 11 13 24
	INT I2C CLK1	TRUE		13 14 24 25 27
INT I2C	INT I2C DATA1	TRUE		13 14 24 25 27
	+PBUS	TRUE		40
PWR/GND	+24V PBUS	TRUE		40
	GPU VCORE	TRUE		19 21 40
	1778_VFB	TRUE		21 40
	CPU VCORE SLEEP	TRUE		5 6 35 40
	VCORE FB	TRUE		35 40
	+1.8V MAIN	TRUE		40
	+2.5V MAIN	TRUE		40
	+5V MAIN	TRUE	2	40 41
	+5V SLEEP	TRUE	2	40 41
	+3V MAIN	TRUE	4	24 40
	+3V PMU	TRUE		40
	CBUS_DET_1_L	TRUE		2000
CARDBUS DVI	CBUS_DET_2_L	TRUE		2000
	TMDS_CONN_CLKN	TRUE		1000
	TMDS_CONN_CLKP	TRUE		1000
	VGA_R	TRUE		1000
	VGA_G	TRUE		1000
	VGA_B	TRUE		1000
	VGA_HSYNC	TRUE		1000
	VGA_VSYNC	TRUE		1000
	DVI_DDC_CLK_UF	TRUE		1000
	DVI_DDC_DATA_UF	TRUE		1000
	DVI_HPD_UF	TRUE		1000
	+5V_DDC_SLEEP	TRUE		2000
	+5V_DDC_SLEEP	TRUE	2	2000
	+5V_DDC_SLEEP	TRUE	6	1000
LVDS	LVDS_L0N			1000
	LVDS_L0P			1000
	LVDS_L1N			1000
	LVDS_L1P			1000
	LVDS_L2N			1000
	LVDS_L2P			1000
	CLKLVDS_LN	TRUE		1000
	CLKLVDS_LP	TRUE		1000
	LVDS_DDC_CLK	TRUE		1000
	LVDS_DDC_DATA	TRUE		1000
	+3V_LCD	TRUE	2	2000
	+3V_SLEEP	TRUE		2000
INVERTER	+14V_INV	TRUE		2000
	+5V_INV_SW	TRUE		2000
	BRIGHT_PWM	TRUE		2000
	INV_GND	TRUE		2000
S-VIDEO	TV_C	TRUE		1000
	TV_Y	TRUE		2000
	TV_COMP	TRUE		2000
	TV_GND1	TRUE		2000
LIO	TV_GND2	TRUE		2000
	INT_I2S0_SND_TO_DAC	TRUE		1000
	INT_I2S0_SND_LRCLK	TRUE		1000
	INT_I2S0_SND_MCLK	TRUE		1000
	INT_I2S0_SND_SCLK	TRUE		1000
	INT_I2S0_SND_FROM_ADC	TRUE		1000
	SND_HP_MUTE_L	TRUE		1000
	SND_HP_MUTE	TRUE		1000
	SND_HW_RESET_L	TRUE		1000
	SND_HP_SENSE_L	TRUE		1000
	SND_LIN_SENSE_L	TRUE		1000
	INT_I2C_CLK2	TRUE		1000
	INT_I2C_DATA2	TRUE		1000
	ADAPTER_DET	TRUE		1000
	CHARGE_LED_L	TRUE		1000
	NEC_LUSB_OCI_UF	TRUE		1000
	NEC_LUSB_PPON	TRUE		1000
	+5V_MAIN	TRUE	2	2000
	+5V_SLEEP	TRUE	2	2000
	+3V_SLEEP	TRUE		2000
	+3V_SLEEP	TRUE		2000
	+3V_SLEEP	TRUE		2000
	+3V_SLEEP	TRUE		2000

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
USB	NEC_USB_DAM	TRUE		17 27 39
	NEC_USB_DAP	TRUE		17 27 39
	NEC_USB_DBM	TRUE		17 27 39
	NEC_USB_DRP	TRUE		17 27 39
	BT_USB_DM	TRUE		14 27 39
	BT_USB_DP	TRUE		14 27 39
	USB_TP2D_N	TRUE		14 24 39
	USB_TP2D_P	TRUE		14 24 39
	NEC_RUSB_PPON	TRUE		17 27
	NEC_RUSB_OCI_UF	TRUE		17 27
	PCI_AD<0..31>	TRUE		1000
	PCI_FRAME_L	TRUE		1000
	PCI_TRDY_L	TRUE		1000
	PCI_IRDY_L	TRUE		1000
	PCI_DEVSEL_L	TRUE		1000
	PCI_STOP_L	TRUE		1000
	PCI_PAR	TRUE		1000
	AIRPORT_PCI_REQ_L	TRUE		1000
	AIRPORT_PCI_GNT_L	TRUE		1000
	AIRPORT_PCI_INT_L	TRUE		1000
RT. USB WIRELESS	MAIN_RESET_L	TRUE		1000
	CLK33M_AIRPORT	TRUE		1000
	PMU_PME_L	TRUE		1000
	ROM_ONBOARD_CS_L	TRUE		1000
	ROM_OE_L	TRUE		1000
	ROM_CS_L	TRUE		1000
	ROM_RW_L	TRUE		1000
	RF_DISABLE_L	TRUE		1000
	AIRPORT_CLKRUN_L	TRUE		1000
	+3V_AIRPORT	TRUE		2000
	+3V_AIRPORT	TRUE	4	2000
	+3V_AIRPORT	TRUE	6	1000
OPTICAL	EIDE_OPTICAL_DATA<0..15>	TRUE		2000
	EIDE_OPTICAL_DMA_RQ	TRUE		2000
	EIDE_OPTICAL_READ_L	TRUE		2000
	EIDE_OPTICAL_DMAACK_L	TRUE		2000
	EIDE_OPTICAL_ADDR<0..2>	TRUE		2000
	EIDE_OPTICAL_CS0_L	TRUE		2000
	EIDE_OPTICAL_CS1_L	TRUE		2000
	EIDE_OPTICAL_RST_L	TRUE		2000
	EIDE_OPTICAL_WR_L	TRUE		2000
	EIDE_OPTICAL_IOCHRDY	TRUE		2000
	EIDE_OPTICAL_INT	TRUE		2000
	+5V_TP2D_SLEEP	TRUE		3000
TRACKPAD	TP2D_F_TXD	TRUE		3000
	TP2D_F_RXD	TRUE		3000
	TP2D_F_RXD	TRUE		3000
	TP2D_F_RXD	TRUE		3000
MODEM/SERIAL	SOFT_PWR_ON_L	TRUE		3000
	COMM_RESET_L	TRUE		4000
	COMM_SHUTDOWN	TRUE		4000
	COMM_RING_DET_L	TRUE		4000
	COMM_TXD_L	TRUE		4000
	COMM_TRXC	TRUE		4000
	COMM_GPIO_L	TRUE		4000
	COMM_DTR_L	TRUE		4000
	COMM_RTS_L	TRUE		4000
	COMM_RXD	TRUE		4000
	KBD_ID	TRUE		3000
	KBD_INTL	TRUE		3000
KEYBOARD	KBD_JIS	TRUE		3000
	KBD_CAPSLOCK_LED	TRUE		3000
	KBD_NUMLOCK_LED	TRUE		3000
	KBD_FUNCTION_L	TRUE		3000
	KBD_COMMAND_L	TRUE		3000
	KBD_OPTION_L	TRUE		3000
	KBD_CONTROL_L	TRUE		3000
	KBD_SHIFT_L	TRUE		3000
	KBD_X<0..9>	TRUE		3000
	KBD_Y<0..7>	TRUE		3000
	KBD_Y<0..7>	TRUE		3000
	KBD_Y<0..7>	TRUE		3000
BATTERY	+BATT_POS	TRUE		1000
	BATT_NEG	TRUE		1000
	BATT_CLK	TRUE		1000
	BATT_DATA	TRUE		1000
FANS	PMU_BATT_DET_L	TRUE		1000
	PMU_BATT_DET_L	TRUE		1000
	PMU_BATT_DET_L	TRUE		1000
	PMU_BATT_DET_L	TRUE		1000
ETHERNET	+FAN_PWR	TRUE		3000
	FAN1_TACH	TRUE		3000
	FAN2_TACH	TRUE		3000
	FAN1_GND	TRUE		3000
FIREWIRE	FAN2_GND	TRUE		3000
	MDI_P<0..3>	TRUE		1000
	MDI_M<0..3>	TRUE		1000
	MDI_M<0..3>	TRUE		1000
	FW_TP00P	TRUE		1000
	FW_TP00N	TRUE		1000
	FW_TP00R	TRUE		1000
	FW_TP10P	TRUE		1000
	FW_TP10N	TRUE		1000
	+FW_VP0	TRUE		1000
	FW_VGND	TRUE		1000
	FW_VGND	TRUE		1000

GROUP	SIG_NAME	FUNC_TEST	FUNC_QTY	FUNC_DIST
FIREWIRE (CONT.)	FW_TP01P	TRUE		1000
	FW_TP01N	TRUE		1000
	FW_TP11P	TRUE		1000
	FW_TP11N	TRUE		1000
	+FW_VP1	TRUE		1000
	FW_VGND	TRUE		1000
DC PWR IN	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED)	1000
	+ADAPTER	TRUE	3 (100 MIL PROBE PREFERRED)	1000
LMU/ALS	ST7_SLEEP_LED_H	TRUE		24
	PMU_SLEEP_LED	TRUE		24
	PMU_LID_CLOSED_L	TRUE		24 31
	LMU_DETECT	TRUE		24
MISC.	SLEEP_LED	TRUE		24
	PMU_KB_RESET_L	TRUE		24
	SLEEP	TRUE		24 27 31 34 36
	PMU_CPU_HRESET_L	TRUE		6 31
	BB_RESET_L	TRUE		6
	+3V_PMU_RESET	TRUE		31 35
	MMM_ACC_X_AXIS	TRUE		25
	MMM_ACC_Y_AXIS	TRUE		25
	MMM_ACC_Z_AXIS	TRUE		25
	MMM_ACC_SELFTEST	TRUE		25
	+BATT_ISNS_P	TRUE		25
	+PPBATT_ISNS_N	TRUE		25
	+PWR_SUPERCAP	TRUE		33
	REMOVE CONSTRAIN FOR UNUSED FUNCTIONAL TP			
	+3V_HALL_EFFECT			24 40
	LID_CLOSED_L			24
	TMDS_DN<0..2>			20 23 39
	TMDS_DP<0..2>			20 23 39
	TMDS_DP<0..2>			20 23 39
	TMDS_DP<0..2>			20 23 39
	TMDS_DP<0..2>			20 23 39
	TMDS_DP<0..2>			20 23 39
	TMDS_DP<0..2>			20 23 39
	TMDS_DP<0..2>			20 23 39

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-6680	F
SCALE	SHT	OF
NONE	41	46

8		7		6		5		4		3		2		1															
D	REVISION HISTORY														D														
	EVT2 RELEASE																												
	08/13/04 - 1. CHANGE EXT TMDS SWING RESISTORS TO 510 OHM (R869, R876), REMOVE SI_RESET PULL HIGH 2. CHANGE RGB SIGNAL INPEDENCE (R341, R342, R346, R456, R458, R462) 3. ADD 2 RESISTORS (NO STUFF) BETWEEN FAN_PWM AND FAN_PWM_L OF FAN1 AND FAN2 4. CHANGE 2 CAPS (C233, C803) TO IMPROVE FEEDBACK PROTECTION AND PBUS CURRENT LIMIT CIRCUIT 5. MODIFY CPU_VCORE VID AND CPU_VCORE SETTING																												
	08/16/04 - 1. MODIFY CPU_AVDD SETTING 08/20/04 - 1. ADD TRACKPAD POWER +5V_TPAD CONTROL CIRCUIT 09/01/04 - 1. CHANGE ALL FONTS INTO SMALL ONES 09/02/04 - 1. MODIFT CPU_VCORE VID AND CPU_VCORE SEETING AGAIN 2. MODIFY CPU_AVDD SEETING AGAIN 3. CHANGE INT TMDS DAMPING RESISTERS (R760-R767) TO 0 OHM 09/03/04 - 1. ADD MMM CIRCUIT, ARRANGE 2 INTREPID GPIOS FOR MM_FFIRQ_L, MM_SIRQ_L AND PULL UP RESISTORS R801, R802 2. ADD R803 BETWEEN DP6 AND DCDC_IN 3. ADD R804 AND SUPERCAP C692 ON +4_6V_BU 4. CHANGE TRACKPAD CONNECTOR J10 AND PIN OUT 09/06/04 - 1. ADD EMI SOLUTION L12 09/07/04 - 1. CHANGE TRACKPAD CONNECTOR PIN OUT 09/08/04 - 1. ADD BATTERY CURRENT SENSOR CIRCUIT 09/09/04 - 1. ADD EMI SOLUTION R816; ADD MMM RESET CIRCUIT 09/10/04 - 1. MODIFY FIREWIRE PORT0 POWER CIRCUIT 2. ADD NET FROM BATTERY CURRENT SENSOR CIRCUIT TO PMU 09/13/04 - 1. ADD CURRENT LIMITER R821 BETWEEN PMU(U29) AND U33 2. ADD PULL UP AND PULL DOWN RESISTORS FOR MMM SENSOR																												
C	DVT RELEASE														C														
	09/27/04 - 1. ADD ST MMM SENSOR CIRCUIT 10/14/04 - 2. ADD FIREWIRE POWER PROTECT CIRCUIT 10/15/04 - 3. CHANGE EXT_TMDS TERMINAL RESISTERS AND V SWINING RESISTOR 10/22/04 - 4. CHANGE FAN CONTROLLER FROM ADT7460 TO ADT7467 11/02/04 - 5. CHANGE BBANG IC TO ATTINY2313																												
	PVT RELEASE																												
	12/17/04 - 1. REMOVE ALL OPEN JUMPER 12/17/04 - 2. SCHEMATIC RELEASE FOR PRODUCTION																												
B	PVT RELEASE (REV C)														B														
	02/11/05 - 1. CHANGE FW F3 TO 740S0018																												
	PRODUCTION RELEASE (REV D)																												
	04/12/05 - 1. ADD MPU R1.4 2. CHANGE 88E1111 B1(338S0223) TO PRIMARY AND B0 (338S0079) TO SECONDARY																												
A	PRODUCTION RELEASE (REV E)														A														
	08/24/05 - 1. ADD MPU R1.5 (337S3217 AND 337S3218) 08/25/05 - 1. ADD 341S1792 (BOOTROM,4.9.1F3)																												
8		7		6		5		4		3		2		1															
<div><div><div>APPLE COMPUTER INC.</div></div><div><div>NOTICE OF PROPRIETARY PROPERTY</div><div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</div><div>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</div><div>II NOT TO REPRODUCE OR COPY IT</div><div>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</div></div></div> <table><tr><td>SIZE</td><td colspan="2">DRAWING NUMBER</td><td>REV.</td></tr><tr><td>D</td><td colspan="2">051-6680</td><td>F</td></tr><tr><td>SCALE</td><td>SHT</td><td colspan="2">OF</td></tr><tr><td>NONE</td><td>42</td><td colspan="2">46</td></tr></table>														SIZE	DRAWING NUMBER		REV.	D	051-6680		F	SCALE	SHT	OF		NONE	42	46	
SIZE	DRAWING NUMBER		REV.																										
D	051-6680		F																										
SCALE	SHT	OF																											
NONE	42	46																											

aptop-schematics.com

[illegible]

[illegible]